Request FPGA Design Information
  • This field is for validation purposes and should be left unchanged.

Comprehensive advanced verification platform capable of reducing the risk of validating complex FPGA and SoC designs.

  • Easy to use, fast time-to-debug through native assertions and a complete multi-abstraction and multi-language debug environment including transaction-level debug
  • Constrained-random stimulus generation to automate test development
  • High-performance, multi-language engine for the most sophisticated regression suites
  • Native advanced SystemVerilog testbench capabilities with OVM and UVM combined with unique debug function to ease the development and debug of advanced testbenches

Mentor-Graphics

www.mentor.com